![]() |
* NOTE: If you leave this section to view any other page in Volterra’s website, you will need to use your browser’s Back button to return here. In the tables below, one can find the recommended Volterra power reference design for the appropriate Stratix II FPGA. To ensure correct selection of power management circuitry it is recommended to use Altera’s PowerPlay Power Estimation Tools to obtain accurate results. Tools are available to help determine power consumption before and during the design process. More information on these tools is available from Altera’s website: http://www.altera.com/support/devices/estimator/pow-powerplay.html Core Power: VCCINT = 1.2V
I/O Power: VCCIO = 3.3V, 2.5V, 1.8V and/or 1.5V
Buffer Power: VCCPD = 3.3V
For each Volterra power reference design, the following files are included in the .zip file:
VT102 Design Package (.zip) To contact Volterra regarding these reference designs, please click here. | |||||||||||||||||||||||||||||||||
|
© 2002 - 2007 Volterra Semiconductor Corporation. All rights reserved. Volterra does not warrant the accuracy or completeness of the information, text, graphics, links or other items contained within these materials. Volterra may make changes to these materials, or to the products described therein, at any time without notice, but makes no commitment to update the materials. This web site may contain links to web sites controlled by parties other than Volterra. Volterra is not responsible for and does not endorse or accept any responsibility for the contents or use of these third party web sites. | ||||||||||||||||||||||||||||||||||




top